Draw the state diagram for an FSM with input x and output y such that y is high for previous four input values are 1001 or 1111, let input is : X : 01011110011 001111 Write its VHDL code.